Related posts

Feature

CAS Latency 5
240-pin unbuffered DIMM
JEDEC standard 1.8 +/- 0.1V power supply
64M x 8 component configuration
lifetime warranty

Description

This Vitesta DDR2 module is designed to meet the 800MHz data-rate specification of the JEDEC (Joint Electron Device Engineering Council) standard, but it seems to own the huge potentiality to draw out higher performance in A-DATA laboratories. By 1.8V low-voltage application, DDR2 modules can reduce about 50% power consumption, which is compared with 2.5V (DDR) power supply on the same operation speed. So it is an efficient product. In order to achieve so amazing high operation speed, A-DATA applies the lower parasitic-loading FBGA (Fine-pitch BGA) package to run in full-speed without extraneous loading. Compared with DDR, DDR2 owns four key technologies pave the way to high-speed operation and low power consumption. DDR2 archieves the high-speed by four times the transmission amount of data. It also doubles the data rate of DDR. In the 4-bit prefetch architecture, READ or WRITE can achieve the four times the amount of data in a really internal bus clock. This is why the DDR2 can operate in four times faster than the internal operation frequency.